

10/822785

Classification: 365/158.000

Status: 30 - DOCKETED NEW CASE - READY FOR EXAMINATION

Title: MULTI-CELL RESISTIVE MEMORY ARRAY ARCHITECTURE WITH SELECT TRANSISTOR

Examiner: WENDLER, ERIC


Inventor: GHODSI, RAMIN

GAU: 2824

mf  
12/17/05  
1/4/06

Bib Data report

**Application Title:** MULTI-CELL RESISTIVE MEMORY ARRAY ARCHITECTURE WITH SELECT TRANSISTOR

**Application Num:**  (in phx) 10/822785 **Filing Date:** 04/13/2004

**Effective Filing:** 04/13/2004

(Location History) (Foreign/Continuity Data)

**Status:** 30/DOCKETED NEW CASE - READY FOR EXAMINATION **Status Date:** 09/13/2004

**Patent Number:** Not Issued **Issue Date:** N/A **Date of Abandonment:** N/A

**Confirmation Number:** 3196 **PALM Location:**

**Examiner:** 81585 WENDLER, ERIC (Assignment Data) **Group Art Unit:** 2824

**Class/Subclass:** 365/158.000

**State or Country:** CALIFORNIA **Sheets/Drawing:** 13 **Total Claims:** 22

**Independent Claims:** 9

**Inventors:**

**Last name, First name:** **City:** **Country or State:**

GHODSI, RAMIN CUPERTINO CALIFORNIA

**Attorneys:** ALL **Attorney Docket No:** M4065.0900/P900

**Interference No:** **Lost Case:** No **Unmatched Petition:** No **L&R Code:** 1